

16-BIT SERIAL TO PARALLEL CONVERTER

GENERAL DESCRIPTION

The NJU3715 is a 16-bit serial to parallel converter especially apply to MPU outport expander.

The effective outport assignment of MPU is available as the connection between NJU3715 and MPU is required only 4 lines.

Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.

The hysteresis input circuit realized wide noise margin and high driverbility output buffer (25mA) can drive LED directly.

0.5V typ


 $5V \pm 10\%$

25mA

5MHz or more

SDIP/SOP 22


PACKAGE OUTLINE



NJU3715L

NJU3715G

PIN CONFIGURATION



I BLOCK DIAGRAM

FEATURES

•

•

16-Bit Serial In Parallel Out

Hysteresis Input


Operating Voltage

Output Current

C-MOS Technology

Package Outline

Operating Frequency



-New Japan Radio Co., Ltd.-----



NO.	SYMBOL	FUNCTION	NO.	SYMBOL	FUNCTION				
1	P7	Parallel Converts Data Output Terminals	12	DATA	Serial Data Input Terminal				
2	P8		13	CLK	Clock Signal Input Terminal				
3	P9		14	STB	Strove Signal Input Terminal				
4	P10		15	CLR	Clear Signal Input Terminal				
5	P11		16	P1					
6	· V _{ss}	GND	17	P2					
7	P12	Parallel Converts Data Output Terminals	18	P3	Parallel Converts Data Output Terminals				
8	P13		19	P4					
9	P14		20	P5					
10	P15		21	P6					
11	P16		22	Vdd	Power Supply Terminal				



FUNCTIONAL DESCRIPTION

(1) Reset

When the "L" level is input to the $\overline{\text{CLR}}$ terminal, all latches are reset and all parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

(2) Data Transmission

In the STB terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synclonizing at rising edge of the clock signal.

When the $\overline{\text{STB}}$ terminal change to "L" level, the data in the shift register transfer to the latch. Even if the $\overline{\text{STB}}$ terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.

Furthermore, the 4 input circuits have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	O P E R A T I O N			
	v	L	All latch are reset (the data in the shift register is no change).			
Х	X		All of Parallel convert output are "L".			
			The serial data input from DATA terminal input to the shift register.			
	Т	H	In this stage, the data in the latch is no change.			
L			The data in the shift register transfer to the latch. And the data			
Н						in the latch output from parallel output.
		H	The CLK input in the $\overline{\text{STB}}=$ "L" and $\overline{\text{CLR}}=$ "H" state, the data shift in			
\uparrow			the shift register and latched data also change in accordance with			
			the shift register.			


Note) X: Don't care

7-36-

New Japan Radio Co., Ltd."

JRC

TIMING CHART



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UN,I T
Supply Voltage Range	Vdd	-0.5 ~ 7.0	V
Input Voltage Range	V,	Vss-0.5 ~ Vdd+0.5	V
Output Voltage Range	Vo	Vss-0.5 ~ Vdd+0.5	v
Output Current	lo	±25	mA
Power Dissipation	Po	700 (SDTP) 400 (SOP)	mW
Operating Temperature Range	Topr	-25 ~ +85	°C
Storage Temperature Range	Tstg	-65 ~ +150	°C

-New Japan Radio Co.,Ltd.-

DC ELECTRICAL CHARACTERISTICS

					(V₀₀=4.5~	•5. 5V, Vs	ss =0V, T a	a=25°C)	
PARAMETER		SYMBOL	CONDITION		MEN	TYP	MAX	UNIT	
Operating Current		ldds	VIH=VDD, VIL=Vss				0.1	mA	
Input Voltage	High-Level	Vтн	1		0 . 7V dd		VDD	v	
	Low-Level	ViL			Vss		0. 3V _{DD}		
Input Leakage	Current	lu -	V1=0~VDD		-10		10	μA	
			I _{он} = -25mA	P1∼P16 Terminals (Note 1)	Vdd-1.5		Vdd	v	
High-Level Output Voltage		Vонd	Iон ≕−15mA		V _{DD} -1.0		VDD		
			I _{он} ≕—10mA		Vdd do0.5		VDD		
Low-Level Output Voltage		Vold	lo∟ =+25mA		Vss		1.5	v	
			lot ≕+15mA		Vss		0.8		
			lo∟ =+10mA		Vss		0.4		
Output Short C	urrent	rent losp	V₀=7V, V₁=0V	P1~P16			20		
			Vo=0V, V+=7V	Terminals (Note 2)			-20	mA	

7

Note 1) Specified value represent output current per pin. When use, total current consideration and less than power dissipation rating operation should be required.
Note 2) V_{DD}=7V, V_{SS}=0V, 1 second per pin.

SWITCHING CHARACTERISTICS

 $(V_{DD}=4.5V\sim5.5V, V_{SS}=0V, Ta=-20\sim75^{\circ}C)$


PARAMETER	SYMBOL.	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	tsp	DATA — CLK	20		1	ns
Hold Time	t _{но}	CLK - DATA	20			ns
Set-Up Time	tsstb	STB – CLK	30			ns
Hold Time	tнятв	CLK - STB	30			ns
	tpd PCK	CLK - P1~P16			100	ns
Output Delay Time	tpd PSTB	STB - P1~P16			80	ns
	tpd PCLR	CLR - P1~P16			80	ns
Max. Operating Frequency	fмаx		5			MHz

*) Cout=50pF


7-38-

SWITCHING CHARACTERISTICS TEST WAVEFORM

JRC



APPLICATION CIRCUIT



MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.